

# Digital Design Laboratory

---

Dr. Oniga István  
University of Debrecen, Faculty of Informatics

This work was supported by the construction EFOP-3.4.3-16-2016-00021.  
The project was supported by the European Union, co-financed by the European Social Fund.

# 1. Laboratory assignments

---


- ISE tutorial
- 2 variable logic function implementation - schematic design
- 2 variable logic function implementation - HDL design entry
- Command of 8 LEDs using 8 switches - HDL design entry

# Xilinx ISE Design Suite 14.7

- **ISE WebPack** – ISE (Integrated software environment) for design with programmable logic devices.
  - In the laboratory practice, we use the free version of the Xilinx ISE 14.7 development environment called WebPack.
  - The installer can be downloaded after registration from the [Xilinx website](https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/design-tools/v2012_4---14_7.html)  
[https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/design-tools/v2012\\_4---14\\_7.html](https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/design-tools/v2012_4---14_7.html)
  - [Full Installer for Windows 7/XP/Server](#) (TAR/GZIP - 6.18 GB)
  - The WebPack (free) licence could be obtained also from the [Xilinx product licensing](#) site.
  - The software doesn't work without problem on 64 bites Windows 8, 8.1 and 10. The problem can be solved as is presented [here](#) (There are also two youtube links that present the solution), or you can try the program that can be downloaded from [here](#).


# Software environments

- Design entry:
  - Xilinx Foundation ISE
  - Alternatives
    - Mentor Graphics: FPGA Advantage
    - Celoxica: DK Design Suite
- Design Synthesis:
  - XST: Xilinx Synthesis Technology
  - Mentor: Leonardo Spectrum
  - Synplicity: Synplify Pro
  - Celoxica: DK Design Suite
- Simulation:
  - Mentor: Modelsim
  - Aldec: Active-HDL
  - Celoxica: DK Design Suite
- In Circuit verification
  - Xilinx: ChipScope




# ISE Design flow

- Project Navigator
  - Design entry + constraints)
  - RTL simulation- ( Testbench )
  - Synthesis
  - Implementation: TRANSLATE →MAP →PAR (place & route)
  - Static timing analysis: (max clock frequency, propagation delays etc.)
  - Bitstream generate and download (configuration file - .bit)



# Nexys 4 DDR Artix-7 FPGA



- 15,850 logic slices, each with four 6-input LUTs and 8 flip-flops
- 4,860 Kbits of fast block RAM
- Six clock management tiles, each with phase-locked loop (PLL)
- 240 DSP slices
- Internal clock speeds exceeding 450 MHz
- On-chip analog-to-digital converter (XADC)
- 16 user switches
- USB-UART Bridge
- 12-bit VGA output
- 3-axis accelerometer
- 128MiB DDR2
- Pmod for XADC signals
- 16 user LEDs
- Two tri-color LEDs
- PWM audio output
- Temperature sensor
- Serial Flash
- Digilent USB-JTAG port for FPGA programming and communication
- Two 4-digit 7-segment displays
- Micro SD card connector
- PDM microphone
- 10/100 Ethernet PHY
- Four Pmod ports
- USB HID Host for mice, keyboards and memory sticks



[Nexys 4 DDR Reference Manual](#)  
[Nexys 4 DDR Master UCF](#)

# Digilent Nexys 2

- Xilinx Spartan-3E FPGA, 500K or 1200K gate
- USB2 port providing board power, device configuration, and high-speed data transfers
- Works with ISE/Webpack and EDK
- 16MB fast Micron PSDRAM
- 16MB Intel StrataFlash Flash R
- Xilinx Platform Flash ROM
- High-efficiency switching power supplies (good for battery-powered applications)
- 50MHz oscillator, plus a socket for a second oscillator
- 75 FPGA I/O's routed to expansion connectors (one high-speed Hirose FX2 connector with 43 signals and four 2x6 Pmod connectors)
- All I/O signals are ESD and short-circuit protected, ensuring a long operating life in any environment.
- On-board I/O includes eight LEDs, four-digit seven-segment display, four pushbuttons, eight slide switches
- Ships in a DVD case with a high-speed USB2 cable
- *Requires Adept 2.0 or later for operation*



# Digilent Adept suite



- Digilent Adept is a unique and powerful solution which allows you to communicate with Digilent system boards and a wide assortment of logic devices.

## ADEPT for Windows

Adept 2 provide JTAG configuration and data transferring


- Also adds board verification and I/O expansion features.
- Configure the Xilinx logic devices. Initialize a scan chain, program FPGAs, CPLDs, and PROMs, organize and keep track of your configuration files
- Transfer data to and from the onboard FPGA on your system board. Read from and write to specified registers. Load a stream of data to a register or read a stream of data from a register.
- Organize and quickly connect to your communications modules.
- Program Xilinx XCFS Platform Flash devices using .bit or .mcs files.
- Program Xilinx CoolRunner2 CPLDs using .jed files.
- Program most Spartan and Virtex series FPGAs with .bit files



# Board testing

## Start Test:

- RAM
- Flash
- Switches
- Push buttons
- LEDs
- 7 segment display



# Xilinx ISE

The screenshot displays the Xilinx ISE Project Navigator interface. The main window is titled "ISE Project Navigator (M.70d) - C:\Users\onigai\Documents\2010 Debrecen\2010\_LTPA\_Projektek\Peter\Start\szamlalo\_pelda\szamlalo\_pelda.xise - [count\_sec.v]". The interface is divided into several panes:


- Sources window:** Located on the left, it shows a hierarchy of files. The selected file is "count\_sec (count\_sec.v)".
- Editor:** The central pane displays the Verilog code for the "count\_sec" module. The code includes a timescale, comments, and a module definition with inputs (clk, rst, ce, dir) and an output (q). It also contains a register declaration and a logic block.
- Process window:** Located at the bottom left, it shows the progress of the design process. The current process is "Synthesize - XST", and the status is "No Processes Running".
- Console:** Located at the bottom, it displays the output of the design process. The message reads: "Launching Design Summary/Report Viewer... Started : 'Launching ISE Text Editor to edit count\_sec.v'".

Red boxes with white text are overlaid on the image to identify these windows: "Sources window", "Editor", "Process window", and "Console".

```
1 `timescale 1ns / 1ps
2 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date:    15:21:03 09/29/2010
7 // Design Name:
8 // Module Name:    count_sec
9 // Project Name:
10 // Target Devices:
11 // Tool versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
21 module count_sec(
22     input clk,
23     input rst,
24     input ce,
25     input dir,
26     output [3:0] q
27 );
28
29     reg [3:0] c;
30
31     always @(posedge clk)
32         if (rst)
```


# Lab1\_1 assignment

2 variable logic function implementation  
- schematic design -



# Project creation

- Start -> Programs\Xilinx ISE Design Suite 14.7\ISE Design Tools\Project Navigator.
- *File*→*New Project*,
- Name „*first\_sch*” ,
  - For the folder and the file name don't use white-spaces.
  - The name could not start with numbers, but could contain numbers
  - For easier readability of error messages use different names for folders and files
- **Top level source type: schematic!**



# Project settings

- Next -> Device Properties -> Value :

## NEXYS 2 board

**Device Family:** Spartan3E

**Device:** xc3s500E

**Package:** FG320

**Speed Grade:** -4

**Synthesis Tool:** XST (VHDL/Verilog)

**Simulator:** ISim (VHDL/Verilog)

**Preffered Language:** Verilog

Property Name	Value
Top-Level Source Type	HDL
Evaluation Development Board	None Specified
Product Category	All
Family	Spartan3E
Device	XC3S500E
Package	FG320
Speed	-4
Synthesis Tool	XST (VHDL/Verilog)
Simulator	ISim (VHDL/Verilog)
Preferred Language	Verilog
Property Specification in Project File	Store all values
Manual Compile Order	<input type="checkbox"/>
VHDL Source Analysis Standard	VHDL-93
Enable Message Filtering	<input type="checkbox"/>

## NEXYS 4 DDR board

**Family:** Artix7

**Device:** XC7A100T

**Package:** CSG324

**Speed Grade:** -3

**Synthesis Tool:** XST (VHDL/Verilog)

**Simulator:** ISim (VHDL/Verilog)


**Preffered Language:** Verilog

Property Name	Value
Top-Level Source Type	HDL
Evaluation Development Board	None Specified
Product Category	All
Family	Artix7
Device	XC7A100T
Package	CSG324
Speed	-3
Synthesis Tool	XST (VHDL/Verilog)
Simulator	ISim (VHDL/Verilog)
Preferred Language	Verilog
Property Specification in Project File	Store all values
Manual Compile Order	<input type="checkbox"/>
VHDL Source Analysis Standard	VHDL-93
Enable Message Filtering	<input type="checkbox"/>


- Next, Finish .

# Adding new source

- *Project*→*New Source...*!
- Type: **schematic**, name `logic_gates`!
- Iff necessary (*Project*→*Add Source...*)




# Schematic project




# Task

- Logic gates implementation






# Tools for schematic design



- Add wire
  - Add net name
  - Rename selected bus
  - Add bus tap
  - Add I/O marker
  - Add symbol
- 
- Select components from the **Symbols** tab of the upper left pane and drag them to your schematic.
  - You can narrow down your choices using the **Categories**, or by typing the first few characters of the symbol you're looking for in the **Symbol Name Filter**, or just scroll through the lists. The important category for now is **Logic: General** logic gates.
  - Use the wiring tool to wire up the components. It is in the tool bar and looks like a red line and a pencil. 
  - Place **I/O Markers** to the inputs and outputs using the **I/O Marker** widget. 

# Tools for schematic design

Change the name of the marker to what you see on the assignment. You should double click the marker. Then click on “Nets” and then edit the “Name”, also observe the Port Polarity, then click OK.



# Constraints file


- Specify what physical pins on the FPGA will be connected to I/O ports from the design (I/O markers)
- **Project / New Source - > Implementation Constraint File-**, name first.ucf
- **Next/Finish**

## NEXYS 2 board

```
NET "sw0" LOC = "B18" ;  
NET "sw1" LOC = "D18" ;  
NET "led0" LOC = "J14" ;  
NET "led1" LOC = "J15" ;  
NET "led2" LOC = "K15" ;  
NET "led3" LOC = "K14" ;  
NET "led4" LOC = "E17" ;  
NET "led5" LOC = "p15" ;  
NET "led6" LOC = "F4" ;
```



## NEXYS 4DDR board

```
NET "sw0" LOC=J15 | IOSTANDARD=LVCMOS33;  
NET "sw1" LOC=L16 | IOSTANDARD=LVCMOS33;  
# LEDs  
NET "led0" LOC=H17 | IOSTANDARD=LVCMOS33;  
NET "led1" LOC=K15 | IOSTANDARD=LVCMOS33;  
NET "led2" LOC=J13 | IOSTANDARD=LVCMOS33;  
NET "led3" LOC=N14 | IOSTANDARD=LVCMOS33;  
NET "led4" LOC=R18 | IOSTANDARD=LVCMOS33;  
NET "led5" LOC=V17 | IOSTANDARD=LVCMOS33;  
NET "led6" LOC=U17 | IOSTANDARD=LVCMOS33;
```



# Project implementation

- **Implement Design,**
  - View → *implementation*
  - Hierarchy window → select top level file
  - Processes ablak → Implement Design
- **Bit file generation**




# Configuration

- Final step in order to program the board. We will use the *.bit* file generated in the previous step.
  1. Using Impact program (part of ISE)
  2. Using Digilent Adept Suite

<https://www.digilentinc.com/Products/Detail.cfm?NavPath=2,66,828&Product=ADEPT2>





FPGA configuration:  
generated .bit (file)




# Configuration using Impact

1. Configure Target Devices
2. OK





# Configuration using Impact

3. Boundary Scan (double click)
4. Right click on Boundary scan window
5. Initialize chain



# Configuration using Impact

6. Assign new configuration file
7. Open, No, Ok
8. Right click on green icon, Program



# Lab1\_1Results

- Pushing sw0 and sw1 generate all inputs shown in next table and fill the table with led's state.

sw0	sw1	led0 NOT	led1 AND	led2 OR	led3 NAND	led4 NOR	led5 XOR	led6 XNOR
0	0							
0	1							
1	0							
1	1							


# **Lab1\_2 assignment:**

2 variable logic function implementation

- HDL design entry -

# New task


- Logic gates implementation using Verilog



```
module elsoHDL(  
    input sw0,  
    input sw1,  
    output led0, led1, led2, led3, led4, led5, led6  
  
    );  
    assign led0 = ~ sw0;  
    assign led1 = sw0 & sw1;  
    assign led2 = sw0 | sw1;  
    assign led3 = ~ (sw0 & sw1);  
    assign led4 = ~ (sw0 | sw1);  
    assign led5 = sw0 ^ sw1;  
    assign led6 = sw0 ~^ sw1;  
  
endmodule
```

# ***New project***

- Start -> Programs\Xilinx ISE Design Suite 14.7\ISE Design Tools\Project Navigator.
- **New project** (*File*→*New Project*) – name it firstHDL
- **Top level souce HDL type!**



# Project settings

- Next -> Device Properties -> Value :

## NEXYS 2 board

**Device Family:** Spartan3E

**Device:** xc3s500E

**Package:** FG320

**Speed Grade:** -4

**Synthesis Tool:** XST (VHDL/Verilog)

**Simulator:** ISim (VHDL/Verilog)

**Preferred Language:** Verilog

Property Name	Value
Top-Level Source Type	HDL
Evaluation Development Board	None Specified
Product Category	All
Family	Spartan3E
Device	XC3S500E
Package	FG320
Speed	-4
Synthesis Tool	XST (VHDL/Verilog)
Simulator	ISim (VHDL/Verilog)
Preferred Language	Verilog
Property Specification in Project File	Store all values
Manual Compile Order	<input type="checkbox"/>
VHDL Source Analysis Standard	VHDL-93
Enable Message Filtering	<input type="checkbox"/>

## NEXYS 4 DDR board

**Family:** Artix7

**Device:** XC7A100T

**Package:** CSG324

**Speed Grade:** -3

**Synthesis Tool:** XST (VHDL/Verilog)

**Simulator:** ISim (VHDL/Verilog)


**Preferred Language:** Verilog

Property Name	Value
Top-Level Source Type	HDL
Evaluation Development Board	None Specified
Product Category	All
Family	Artix7
Device	XC7A100T
Package	CSG324
Speed	-3
Synthesis Tool	XST (VHDL/Verilog)
Simulator	ISim (VHDL/Verilog)
Preferred Language	Verilog
Property Specification in Project File	Store all values
Manual Compile Order	<input type="checkbox"/>
VHDL Source Analysis Standard	VHDL-93
Enable Message Filtering	<input type="checkbox"/>

- Next, Finish.

# Adding source file(HDL)

- *Project*→*New Source..!*
- Type **Verilog Module**, name firstHDL!
- If necessary (*Project*→*Add Source...*)



# Defining input-output ports

New Source Wizard ✕

← Define Module  
Specify ports for module.

Module name

Port Name	Direction	Bus	MSB	LSB
sw0	input	<input type="checkbox"/>		
sw1	input	<input type="checkbox"/>		
led0	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		
	input	<input type="checkbox"/>		

# Generated HDL file


```
1 | `timescale 1ns / 1ps
2 | ////////////////////////////////////////////////////////////////////
3 | // Company:
4 | // Engineer:
5 | //
6 | // Create Date:    19:36:25 02/28/2018
7 | // Design Name:
8 | // Module Name:    ElsoHDL
9 | // Project Name:
10 | // Target Devices:
11 | // Tool versions:
12 | // Description:
13 | //
14 | // Dependencies:
15 | //
16 | // Revision:
17 | // Revision 0.01 - File Created
18 | // Additional Comments:
19 | //
20 | ////////////////////////////////////////////////////////////////////
21 | module ElsoHDL(
22 |     input sw0,
23 |     input sw1,
24 |     input led0
25 | );
26 |
27 |
28 | endmodule
29 |
```

# Generated HDL file

```
1 | `timescale 1ns / 1ps
2 | ////////////////////////////////////////////////////////////////////
3 | // Company:
4 | // Engineer:
5 | //
6 | // Create Date:    19:36:25 02/28/2018
7 | // Design Name:
8 | // Module Name:    ElsoHDL
9 | // Project Name:
10 | // Target Devices:
11 | // Tool versions:
12 | // Description:
13 | //
14 | // Dependencies:
15 | //
16 | // Revision:
17 | // Revision 0.01 - File Created
18 | // Additional Comments:
19 | //
20 | ////////////////////////////////////////////////////////////////////
21 | module ElsoHDL(
22 |     input sw0,
23 |     input sw1,
24 |     input led0
25 | );
26 | Place your code here
27 |
28 | endmodule
29 |
```

# Constraint

- Choose **Project / Add Copy of Source** first.ucf (created in last project).
- Press **OK Sources** window will show first.*ucf* file.



# Constraints



The screenshot displays a design tool interface with the following components:

- View:** Implementation (selected), Simulation.
- Hierarchy:** Lab1\_2 > xc7a100t-3csg324 > ElsoHDL (ElsoHDL.v) > elso.ucf.
- Processes:** No Processes Running.
- Process List:** Design Summary/Reports, Design Utilities, User Constraints, Synthesize - XST, Implement Design, Generate Programming File, Configure Target Device, Analyze Design Using ChipScope.
- Code Editor:** Verilog code for module `elsoHDL`. The code includes a header with metadata (Company, Engineer, Create Date, Design Name, Module Name, Project Name, Target Devices, Tool versions, Description, Dependencies, Revision) and logic for six LEDs based on two switches (`sw0` and `sw1`).
- Find/Replace:** Search for `btn` and replace with `sw`. Replaced 15 occurrences.
- Taskbar:** Start, Design, Files, Libra, ElsoHDL.v, Design Summary, elsoHDL.v\*.

```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date:    13:36:54 02/15/2018
7 // Design Name:
8 // Module Name:    elsoHDL
9 // Project Name:
10 // Target Devices:
11 // Tool versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 ///////////////////////////////////////////////////////////////////
21 module elsoHDL(
22     input sw0,
23     input sw1,
24     output led0, led1, led2, led3, led4, led5, led6
25 );
26
27 assign led0 = ~ sw0;
28 assign led1 = sw0 & sw1;
29 assign led2 = sw0 | sw1;
30 assign led3 = ~ (sw0 & sw1);
31 assign led4 = ~ (sw0 | sw1);
32 assign led5 = sw0 ^ sw1;
33 assign led6 = sw0 ~^ sw1;
34
35 endmodule
36
```

# Project implementation

- **Implement Design,**
  - View → *implementation*
  - Hierarchy window → select top level file
  - Processes ablak → Implement Design
- **Bit file generation**




# Lab1\_2 Results

- Pushing sw0 and sw1 generate all inputs shown in next table and fill the table with led's state.

sw0	sw1	led0 NOT	led1 AND	led2 OR	led3 NAND	led4 NOR	led5 XOR	led6 XNOR
0	0							
0	1							
1	0							
1	1							

# Lab1\_3 assignment:


command 8 LEDs using 8 switches on the board  
- HDL design entry-



# Lab1\_3

- The 8 inputs sw [7:0] (switches) and 8 outputs ld [7:0] (leds) could be considered as individual bits as in previous projects or as vectors.

## - Individual bits:



```
module sw2led(  
    input sw0, sw1, sw2, sw3, sw4, sw5, sw6, sw7,  
    output ld0, ld1, ld2, ld3, ld4, ld5, ld6, ld7  
);  
assign ld0 = sw0;  
assign ld1 = sw1;  
assign ld2 = sw2;  
assign ld3 = sw3;  
assign ld4 = sw4;  
assign ld5 = sw5;  
assign ld6 = sw6;  
assign ld7 = sw7;  
  
endmodule
```

## NEXYS 2 board

# 8 switches, from left to right


NET "sw7" LOC = "R17";  
NET "sw6" LOC = "N17";  
NET "sw5" LOC = "L13";  
NET "sw4" LOC = "L14";  
NET "sw3" LOC = "K17";  
NET "sw2" LOC = "K18";  
NET "sw1" LOC = "H18";  
NET "sw0" LOC = "G18";

# 8 LEDs, from left to right

NET "ld7" LOC = "R4";  
NET "ld6" LOC = "F4";  
NET "ld5" LOC = "P15";  
NET "ld4" LOC = "E17";  
NET "ld3" LOC = "K14";  
NET "ld2" LOC = "K15";  
NET "ld1" LOC = "J15";  
NET "ld0" LOC = "J14";

# Lab1\_3

## - Bit vector description:



```
module sw2led(  
    input [7:0] sw,  
    output [7:0] ld  
);  
assign ld = sw;  
endmodule
```

### NEXYS 2 board

# 8 switches, from left to right


NET "sw<7>" LOC = "R17";  
NET "sw<6>" LOC = "N17";  
NET "sw<5>" LOC = "L13";  
NET "sw<4>" LOC = "L14";  
NET "sw<3>" LOC = "K17";  
NET "sw<2>" LOC = "K18";  
NET "sw<1>" LOC = "H18";  
NET "sw<0>" LOC = "G18";

# 8 LEDs, from left to right

NET "ld<7>" LOC = "R4";  
NET "ld<6>" LOC = "F4";  
NET "ld<5>" LOC = "P15";  
NET "ld<4>" LOC = "E17";  
NET "ld<3>" LOC = "K14";  
NET "ld<2>" LOC = "K15";  
NET "ld<1>" LOC = "J15";  
NET "ld<0>" LOC = "J14";

# „Schematic” extra task\*

Design using schematic entry and implement the circuit on following circuit




btn0	btn1	led0=(AB)'	led1=A'+B'
0	0		
0	1		
1	0		
1	1		

\* only for interested students

# „HDL” extra task\*

Design using HDL entry and implement the circuit on following circuit



btn0	btn1	led0=(AB)'	led1=A'+B'
0	0		
0	1		
1	0		
1	1		

\* only for interested students