Digital Design Laboratory

Dr. Oniga István University of Debrecen, Faculty of Informatics

This work was supported by the construction EFOP-3.4.3-16-2016-00021. The project was supported by the European Union, co-financed by the European Social Fund.

1. Laboratory assignments


- ISE tutorial
- 2 variable logic function implementation schematic design
- 2 variable logic function implementation HDL design entry
- Command of 8 LEDs using 8 switches HDL design entry

Xilinx ISE Design Suite 14.7

- **ISE WebPack** ISE (Integrated software enviroment) for design with programmable logic devices.
 - In the laboratory practice, we use the free version of the Xilinx ISE 14.7 development environment called WebPack.
 - The installer can be downloaded after registration from the <u>Xilinx website</u> <u>https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/design-tools/v2012_4---14_7.html</u>
 - <u>Full Installer for Windows 7/XP/Server</u> (TAR/GZIP 6.18 GB)
 - The WebPack (free) licence could be obtained also from the <u>Xilinx product</u> <u>licensing</u> site.
 - The software doesn't work without problem on 64 bites Windows 8, 8.1 and 10. The problem can be solved as is presented <u>here</u> (There are also two youtube links that present the solution), or you can try the program that can be downloaded from <u>here</u>.


Software enviroments

- Design entry:
 - Xilinx Foundation ISE
 - Alternatives
 - Mentor Graphics: FPGA Advantage
 - Celoxica: DK Design Suite
- Design Synthesis:
 - XST: Xilinx Synthesis Technology
 - Mentor: Leonardo Spectrum
 - Synplicity: Synplify Pro
 - Celoxica: DK Design Suite
- Simulation:
 - Mentor: Modelsim
 - Aldec: Active-HDL
 - Celoxica: DK Design Suite
- In Circuit verification
 - Xilinx: ChipScope



ISE Design flow

- Project Navigator
 - Design entry + constraints)
 - RTL simulation- (Testbench)
 - Sinthesys
 - Implementation: TRANSLATE \rightarrow MAP \rightarrow PAR (place & route)
 - Static timing analisys: (max clock frequency, propagation delays etc.)
 - Bitstream generate and download (configuration file .bit)



Nexys 4 DDR Artix-7 FPGA

•15,850 logic slices, each with four 6-input LUTs and 8 flip-flops

•4,860 Kbits of fast block RAM

•Six clock management tiles, each with phase-locked loop (PLL) •240 DSP slices

Internal clock speeds exceeding 450 MHz

•On-chip analog-to-digital converter (XADC)

•16 user switches

•USB-UART Bridge

•12-bit VGA output

•3-axis accelerometer

•128MiB DDR2

Pmod for XADC signals

•16 user LEDs

•Two tri-color LEDs

•PWM audio output

•Temperature sensor

Serial Flash

•Digilent USB-JTAG port for FPGA programming and communication

•Two 4-digit 7-segment displays


•Micro SD card connector

PDM microphone

•10/100 Ethernet PHY

•Four Pmod ports


•USB HID Host for mice, keyboards and memory sticks




Nexys 4 DDR Reference Manual Nexys 4 DDR Master UCF

Digilent Nexys 2

- Xilinx Spartan-3E FPGA, 500K or 1200K gate
- USB2 port providing board power, device configuration, and high-speed data transfers
- Works with ISE/Webpack and EDK
- •16MB fast Micron PSDRAM
- •16MB Intel StrataFlash Flash R
- Xilinx Platform Flash ROM
- High-efficiency switching power supplies (good for battery-powered applications
- 50MHz oscillator, plus a socket for a second oscillator
- 75 FPGA I/O's routed to expansion connectors (one high-speed Hirose FX2 connector with 43 signals and four 2x6 Pmod connectors)
- All I/O signals are ESD and short-circuit protected, ensuring a long operating life in any environment.
- On-board I/O includes eight LEDs, four-digit sevensegment display, four pushbuttons, eight slide switches
- Ships in a DVD case with a high-speed USB2 cable
- Requires Adept 2.0 or later for operation





Nexys 2 reference manual <u>https://reference.digilentinc.com/reference/programmable-logic/nexys-2/reference-manual</u> Digilent Nexys 2 kártya <u>https://store.digilentinc.com/nexys-2-spartan-3e-fpga-trainer-board-retired-see-nexys-4-ddr/</u>

Digilent Adept suite



• Digilent Adept is a unique and powerful solution which allows you to communicate with Digilent system boards and a wide assortment of logic devices.

ADEPT for Windows

Adept 2 provide JTAG configuration and data transfering •Also adds board verification and I/O expansion features.

- Configure the Xilinx logic devices. Initialize a scan chain, program FPGAs, CPLDs, and PROMs, organize and keep track of your configuration files
- Transfer data to and from the onboard FPGA on your system board. Read from and write to specified registers. Load a stream of data to a register or read a stream of data from a register.
- Organize and quickly connect to your communications modules.
- Program Xilinx XCFS Platform Flash devices using .bit or .mcs files.
- Program Xilinx CoolRunner2 CPLDs using .jed files.
- Program most Spartan and Virtex series FPGAs with .bit files



Start Test:

- RAM
- Flash
- Switches
- Push buttons
- LEDs
- 7 segment display

Board testing


Digilent Adept	s 2 [™]	Connect: Nexys2	×	
Config Flash	Test Register I/O	Product: Nexys2 - 5	oo Settings	
	0 0			
Switches: Buttons:				
Start Test	•	Stop Test		
Initialization Complete. Device 1: XC3S500E Device 2: XCF04S Set Config file for XC3S500E: "C:\Users\onigas\Documents\2012\voice_rec\test.bit" Programming Test Configuration Test Started.				

Xilinx ISE

15E]	ISE Project Navigator (M.70d) - C:\Users\onigai\I	\Documents\2010 Debrecen\2010_LTPA_Projektek\Peter\Start\szamlalo_pelda\szamlalo_pelda.xise - [count_sec.v]				
	File Edit View Project Source Process	ss Tools Window Layout Help	_ & ×			
	० ભ 🗶 🗐 🕼 👹 🐇 🖣 🗐 🗲 🕻	🛛 🕒 » 🔎 🏓 🙉 🖉 🧟 🏹 🚰 🗖 🗖 🖓 🖗 🖓				
Des						
*	View: 💿 🄯 Implementation 🔘 🧱 Simulation	2 /////////////////////////////////////	'///////////////			
6	Hierarchy	3 // Company: 4 // Engineer:				
6	🧧 szamlalo_pelda	5 // Create Date: 15:21:03 09/29/2010				
—	xc3s200-4pq208					
<u>_</u>	with count_sec (count_sec.v)	<pre></pre>				
6		<pre>8 // Module Name: count_sec 9 // Project Name:</pre>				
		10 // Target Devices:				
		11 // Tool versions:				
2	Sources window	12 // Description:				
		13 //	=			
		14 // Dependencies:				
		15 // 16 // Revision:				
		17 // Revision 0.01 - File Created				
		18 // Additional Comments:				
	No Processes Running	19 //				
戰	Processes: count_sec		///////////////////////////////////////			
剄	🗁 📡 Design Summary/Reports	21 module count_sec(22 input clk,				
I	🖶 🎾 Design Utilities	23 input rst,				
70		24 input ce,				
	Synthesize - XST	25 input dir,				
	View RTL Schematic	26 output [3:0] q				
	Process window	27);				
		28 29 reg [3:0] c;				
	🗄 🖓 🐼 Implement Design	30				
	🗈 🏹 🖉 Translate	31 always @(posedge clk)				
		32 if (rst)	-			
	B COO Place & Route	<	•			
158		Design Summary 🗵 📄 count_sec.v				
Console ↔ □ 문 ×						
	Launching Design Summary/Report	Viewer	*			
	Started : "Launching ISE Text Ed	ditor to edit count_sec.v". Console				
-						
		l	n 21 Col 1 Verilog			

Lab1_1 assignment

2 variable logic function implementation - schematic design -



Project creation

- Start -> Programs\Xilinx ISE Design Suite 14.7\ISE Design Tools\Project Navigator.
- File→New Project,
- Name "first_sch",
 - For the folder and the file name don't use white-spaces.
 - The name could not start with numbers, but could contain numbers
 - For easier readability of error messages use different names for folders and files
- Top level source type: schematic!

-				<u> </u>		
	158	New Project	Wizard			
	Create	New Proj	ject			
	Specify pr	roject location	and type.			
	Enter a	name, locatio	ons, and comment for the project			
	Name:		elso_rajz			
	Locatio	on:	C:\Users\onigai\Documents\2010 Debrecen\2011-2012\LTPA\elso_rajz	<u></u>		
		g Directory:	C:\Users\onigai\Documents\2010 Debrecen\2011-2012\LTPA\elso_rajz	<u></u>		
	<u>D</u> escrip	otion:				
	_Select t	he type of to	p-level source for the project			
	Top-level source type:					
	Schematic					
	<u>M</u> ore Info		Next Ca	ancel		

Project settings

• Next -> Device Properties -> Value :

NEXYS 2 board Device Family: Spartan3E Device: xc3s500E Package: FG320 Speed Grade: -4 Synthesis Tool: XST (VHDL/Verilog) Simulator: ISim (VHDL/Verilog) Preffered Language: Verilog

Property Name	Value	
Top-Level Source Type	HDL	~
Evaluation Development Board	None Specified	~
Product Category	All	~
Family	Spartan3E	~
Device	XC3S500E	~
Package	FG320	~
Speed	-4	~
Synthesis Tool	XST (VHDL/Verilog)	~
Simulator	ISim (VHDL/Verilog)	~
Preferred Language	Verilog	~
Property Specification in Project File	Store all values	~
Manual Compile Order		
VHDL Source Analysis Standard	VHDL-93	~
Enable Message Filtering		

NEXYS 4 DDR board


Family: Artix7 Device: XC7A100T Package: CSG324 Speed Grade: -3 Synthesis Tool: XST (VHDL/Verilog) Simulator: ISim (VHDL/Verilog) Preffered Language: Verilog

Property Name	Value	
Top-Level Source Type	HDL	~
Evaluation Development Board	None Specified	~
Product Category	All	~
Family	Artix7	~
Device	XC7A100T	~
Package	CSG324	~
Speed	-3	~
Synthesis Tool	XST (VHDL/Verilog)	~
Simulator	ISim (VHDL/Verilog)	~
Preferred Language	Verilog	~
Property Specification in Project File	Store all values	~
Manual Compile Order		
VHDL Source Analysis Standard	VHDL-93	~
Enable Message Filtering		

• Next, Finish .

Adding new souce

- Project→New Source...!
- Type: schematic, name logic_gates!
- Iff neccesary (*Project*→*Add Source*...)




Schematic project

ISE Project Navigator (M.70d) - C:\Users\onigai\I	\Documents\2010 Debrecen\2011-2012\elso_rajz\elso_rajz.xise - [logikai_kapuk.sch]	x			
File Edit View Project Source Process	ss Add Tools Window Layout Help –	8 ×			
이 X 🗊 🖉 🐇 🕌 🖪 📢 🔲	a 🔹 🔎 🖉 💯 🎘 🔕 🥅 🚝 🚍 🗔 🦻 🥓 😵 🕨 🛛 🦿				
Design ↔ □ & ×					
View:	Schematic design window				
No Processes Running Processes: logikai_kapuk Design Summary/Reports Design Utilities User Constraints Synthesize - XST Implement Design Generate Programming File Configure Target Device Analyze Design Using ChipScope					
🔹 Design 🖺 Files 🚺 Libraries 🎛 📢	* Image: Constraint of the second s				
Console Started : "Launching Schematic Editor to edit logikai_kapuk.sch". Launching Design Summary/Report Viewer					
Console 🔇 Errors 🔔 Warnings 🕅 Fi	Find in Files Results [768,1]	5 52]			

Task

Logic gates implementation



Tools for schematic design

^
✓
^
~
~

- Add wire

 $\leftrightarrow \Box \Box X$

- Add net name
- Rename selected bus
- Add bus tap
- Add I/O marker
- Add symbol
 - Select components from the **Symbols** tab of the upper left pane and drag them to your schematic.
 - You can narrow down your choices using the Categories, or by typing the first few characters of the symbol you're looking for in the **Symbol Name Filter**, or just scroll through the lists. The important category for now is Logic: General logic gates.
 - Use the wiring tool to wire up the components. It is in the tool bar and looks like a red line and a pencil.
 - Place I/O Markers to the inputs and outputs using the I/O Marker widget. 🕿

Tools for schematic design

Change the name of the marker to what you se on the assignment. You should double click the marker. Then click on "Nets" and then edit the "Name", also observe the Port Polarity, then click OK.

				Pour en re				AUD2			
Object Properties -	I/O Marker Traits		×	Diject Properties	- Net Attr	ibutes					
Category	View and edit the traits o	of the selected I/O Markers		Category	View an	id edit the a	attributes of the select	ted nets			
led0	Port polarity	Output 🗸	E	led0		Name	Value		Visible		New
led0	I/O marker orientation	Right 🗸		led0	N	ame	led0		Add		dit Traits
	, I/O marker font size	28			Po	ortPolarity	Output	~	Add		uit iraits
		in the list at the left to see the attributes of the net that are									Delete
		Bus renaming options									
		OK Cancel Apply	Help					OK	Cancel	Apply	Help

Constraints file

- Specify what physical pins on the FPGA will be connected to I/O ports from the design (I/O markers)
- **Project / New Source > Implementation Constraint File**-, name first.ucf
- Next/Finish

			<u>N</u>
NEXYS 2 board			Ν
NET "sw0"	LOC = "B18"	;	Ν
NET "sw1"	LOC = "D18"	;	#
NET "led0"	LOC = "J14"	;	Ν
NET "led1"	LOC = "J15"	;	Ν
NET "led2"	LOC = "K15"	;	Ν
NET "led3"	LOC = "K14"	;	Ν
NET "led4"	LOC = "E17"	;	Ν
NET "led5"	LOC = "p15"	;	Ν
NET "led6"	LOC = "F4" ;		Ν

NEXYS 4DDR board				
NET "sw0"	LOC=J15 IOSTANDARD=LVCMOS33;			
NET "sw1"	LOC=L16 IOSTANDARD=LVCMOS33;			
# LEDs				
NET "led0"	LOC=H17 IOSTANDARD=LVCMOS33;			
NET "led1"	LOC=K15 IOSTANDARD=LVCMOS33;			
NET "led2"	LOC=J13 IOSTANDARD=LVCMOS33;			
NET "led3"	LOC=N14 IOSTANDARD=LVCMOS33;			
NET "led4"	LOC=R18 IOSTANDARD=LVCMOS33;			
NET "led5"	LOC=V17 IOSTANDARD=LVCMOS33;			
NET "led6"	LOC=U17 IOSTANDARD=LVCMOS33;			







https://blog.digilentinc.com/the-constraints-file-also-known-as-magical-moving-stairs/

Project implementation

- Implement Design,
 - **View** \rightarrow implementation
 - − Hierarchy window → select top level file
 - Processes ablak → Implement Design
- Bit file generation





Configuration

- Final step in order to program the board. We will use the *.bit* file generated in the previous step.
 - 1. Using Impact program (part of ISE)
 - 2. Using Digilent Adept Suite


https://www.digilentinc.com/Products/Detail.cfm?NavPath=2,66,828&P rod=ADEPT2

<u>=ADEPT2</u>	Digilent Adept Image: Connect: Nexys2 Product: Nexys2 - 500
FPGA configuration generated .bit (file)	Config Flash Test Register I/O File I/O I/O Ex Settings FPGA test.bit Browse Program PROM XCFU4S
	Initialize Chain Found device ID: f5046093 Found device ID: 41c22093 Initialization Complete. Device 1: XC3S500E Device 2: XCF04S Set Config file for XC3S500E: "C:\Users\onigas\Documents\2012\voice_rec\test.bit"

Configuration using Impact

×


- 1. **Configure Target Devices**
- 2. OK



Configuration using Impact

- 3. Boundary Scan (double click)
- 4. Right click on Boundary scan window

5. Initialize chain



Configuration using Impact

- 6. Assign new configuration file
- 7. Open, No, Ok
- 8. Right click on green icon, Program

🛞 Assign New Configuration File	? X	
Look in: G: [YSE cid_]3 My Computer onigas onigas G: [YSE cid_]3 O: O O: O O		ISE iMPACT (P.20131013) - [Boundary Scan] File Edit View Operations Output Debug Window Help Image: State of the
File name: porti,bit	Open Cancel	Console

Lab1_1Results

• Pushing sw0 and sw1 generate all inputs shown in next table and fill the table with led's state.


sw0	sw1		led3 NAND		
0	0				
0	1				
1	0				
1	1				

Lab1_2 assignment:

2 variable logic function implementation - HDL design entry -

New task

• Logic gates implementation using Verilog



New project

- Start -> Programs\Xilinx ISE Design Suite 14.7\ISE Design Tools\Project Navigator.
- New project (*File→New Project*) name it firstHDL
- Top level souce HDL type!

	📧 New Project	Wizard	×
	Create New Proj	ect	
s	Specify project location	and type.	
	-Enter a name, locatio	ons, and comment for the project	
	Name:	Eslo_HDL	
	Location:	C:\Users\onigai\Documents\2010 Debrecen\2011-2012\LTPA\Eslo_HDL	
	Working Directory:	C: \Users\onigai\Documents\2010 Debrecen\2011-2012\LTPA\Eslo_HDL	
	Description:		
	Select the type of to	p-level source for the project	
	Top-level source typ		
	HDL	c.	•
	lore Info		Next Cancel

Project settings

• Next -> Device Properties -> Value :

NEXYS 2 board Device Family: Spartan3E Device: xc3s500E Package: FG320 Speed Grade: -4 Synthesis Tool: XST (VHDL/Verilog) Simulator: ISim (VHDL/Verilog) Preffered Language: Verilog

D	Cathorne	
Project	Settings	

Property Name	Value	
Top-Level Source Type	HDL	~
Evaluation Development Board	None Specified	~
Product Category	All	\sim
Family	Spartan3E	\sim
Device	XC3S500E	\sim
Package	FG320	~
Speed	-4	\sim
Synthesis Tool	XST (VHDL/Verilog)	~
Simulator	ISim (VHDL/Verilog)	~
Preferred Language	Verilog	~
Property Specification in Project File	Store all values	~
Manual Compile Order		
VHDL Source Analysis Standard	VHDL-93	~
Enable Message Filtering		

NEXYS 4 DDR board

Family: Artix7 Device: XC7A100T Package: CSG324 Speed Grade: -3 Synthesis Tool: XST (VHDL/Verilog) Simulator: ISim (VHDL/Verilog) Preffered Language: Verilog

Value	
HDL	\sim
None Specified	\sim
All	\sim
Artix7	\sim
XC7A100T	\sim
CSG324	\sim
-3	\sim
XST (VHDL/Verilog)	\sim
ISim (VHDL/Verilog)	\sim
Verilog	~
Store all values	\sim
VHDL-93	\sim
	HDL HDL None Specified All Artix7 XC7A100T CSG324 -3 XST (VHDL/Verilog) ISim (VHDL/Verilog) ISim (VHDL/Verilog) Verilog Store all values

• Next, Finish.

Adding source file(HDL)

- *Project*→*New Source*..!
- Type Verilog Module, name firstHDL!
- If necessary (*Project*→*Add Source*...)

New Source Wizard	
Select Source Type Select source type, file name and its location. P (CORE Generator & Architecture Wizard) Schematic User Document Verilog Module Verilog Test Fixture VHDL Module VHDL Library VHDL Package VHDL Test Bench Embedded Processor	File name: ElsoHDL Location: pcuments\2010 Debrecen\2011-2012\LTPA\Eslo_HDL
More Info	Next Cancel

Defining input-output ports

>> New Source Wizard					×
Cefine Module Specify ports for module.					
Module name ElsoHDL					
Port Name	Direction	Bus	MSB	LSB	^
sw0	input ~	· 🗆			
sw1	input ~	· 🗆			
led0	input 🗸 🗸	· 🗆			
	input ~				
	input ~				
	input ~				
	input ~				
	input ~				
	input ~				
	input ~				
	input ~	· 🗆			
	input ~	· 🗆			
					\sim
More Info	< 6	Back	Next >	Cance	al

Generated HDL file

```
1 `timescale lns / lps
3 // Company:
4 // Engineer:
 5 //
 6 // Create Date: 19:36:25 02/28/2018
7 // Design Name:
8 // Module Name: ElsoHDL
9 // Project Name:
10 // Target Devices:
11 // Tool versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
21 module ElsoHDL(
22 input sw0,
23 input swl,
24 input led0
   );
25
26
27
28 endmodule
29
```

Generated HDL file

```
`timescale lns / lps
1
3 // Company:
4 // Engineer:
 5 //
 6 // Create Date: 19:36:25 02/28/2018
7 // Design Name:
8 // Module Name: ElsoHDL
9 // Project Name:
10 // Target Devices:
11 // Tool versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
21 module ElsoHDL(
22 input sw0,
23 input swl,
24 input led0
    );
25
26
    Place your code here
27
28 endmodule
29
```

Constraint

- Choose **Project / Add Copy of Source** first.ucf (created in last project).
- Press **OK Sources** window will show first.*ucf* file.


o allo	ows you to	specify th	e Design	tatus of the View assoc I to the pro	iation, and					
Fi	le Name	Assoc	iation			Lib	orary			
1 📀	elso.ucf	Impleme	ntatio 🗖	• work						-
Adding	files to pro	ject:					1	of 1 f	iles (0	errors)


Constraints

Desig	n ↔□₽×	$\overline{\P} \equiv$	1 'ti	imescale lns / lps
-**	View: View: View: View: View: View: View: View: View: View: View: View: View: View: View: View: View: View: View: View: View:	►		
Ť			3 //	Company:
a	Hierarchy		4 //	Engineer:
	😇 Lab1_2	10	5 //	-
	🖮 🛄 xc7a100t-3csg324	_	6 //	Create Date: 13:36:54 02/15/2018
	🖮 🔽 🖶 ElsoHDL (ElsoHDL.v)		7 //	Design Name:
	🛄 📢 elso.ucf	2	8 //	Module Name: elsoHDL
8		_	9 //	Project Name:
		A	10 //	Target Devices:
		%	11 //	Tool versions:
			12 //	Description:
_		%	13 //	-
		**	14 //	Dependencies:
			15 //	-
		\bigcirc	16 //	Revision:
		Θ	17 //	Revision 0.01 - File Created
		_	18 //	Additional Comments:
			19 //	
			20 ///	
			21 mod	dule elsoHDL(
	No Processes Running		22	input sw0,
ENH			23	input swl,
₽ï	Processes: ElsoHDL		24	output led0, led1, led2, led3, led4, led5, led6
팿			25	
	🕀 🏏 Design Utilities		26);
91	🕀 獅 User Constraints		27 ass	sign led0 = ~ sw0;
	🖶 🛃 Synthesize - XST		28 ass	sign ledl = sw0 & swl;
ш	🖶 🛃 Implement Design		29 ass	sign led2 = sw0 swl;
	🖳 💽 Generate Programming File		30 ass	sign led3 = ~ (sw0 & swl);
	🐵 🎲 Configure Target Device		31 ass	sign led4 = ~ (sw0 swl);
	🖉 🚱 Analyze Design Using ChipScope		32 ass	sign led5 = sw0 ^ swl;
			33 ass	sign led6 = sw0 ~^ swl;
			34	
			35 end	dmodule
			<	
		×	Find: 🔻	btn 🗸 🖟 Next 👔 Previous 📝 Options 🔏 Mark All 👫 Replaced 15 occurrence
			Replace with:	sw - Replace Next Replace Previous Replace All
>	Start 🖳 Design 🚺 Files 🚺 Libra 📢		E	ElsoHDL.v 🗵 🗵 Design Summary 🖂 📄 elsoHDL.v* 🔀

Project implementation

- Implement Design,
 - **View** \rightarrow implementation
 - − Hierarchy window → select top level file
 - Processes ablak → Implement Design
- Bit file generation






Lab1_2 Results

• Pushing sw0 and sw1 generate all inputs shown in next table and fill the table with led's state.

sw0	sw1		led3 NAND		
0	0				
0	1				
1	0				
1	1				


Lab1_3 assignment:

command 8 LEDs using 8 switches on the board - HDL design entry-



Lab1_3

- The 8 inputs sw [7:0] (switches) and 8 outputs Id [7:0] (leds) cpuld be considered as individual bits as in previous projects or as vectors.
 - Individual bits:




NEXYS 2 board

# 8 switche	es, from left to right
NET "sw7"	LOC = "R17";
NET "sw6"	LOC = "N17";
NET "sw5"	LOC = "L13";
NET "sw4"	LOC = "L14";
NET "sw3"	LOC = "K17";
NET "sw2"	LOC = "K18";
NET "sw1"	LOC = "H18";
NET "sw0"	LOC = "G18";
# 8 LEDs, 1	from left to right
NET "ld7"	LOC = "R4";
NET "ld6"	LOC = "F4";
NET "ld5"	LOC = "P15";
NET "ld4"	LOC = "E17";
NET "ld3"	LOC = "K14";
NET "ld2"	LOC = "K15";
NET "ld1"	LOC = "J15";
NET "ld0"	LOC = "J14";

Lab1_3

- Bit vector description:



endmodule


NEXYS 2 board

8 switches, from left to right NET "sw<7>" LOC = "R17"; NET "sw<6>" LOC = "N17"; NET "sw<5>" LOC = "L13"; NET "sw<4>" LOC = "L14"; NET "sw<3>" LOC = "K17"; NET "sw<2>" LOC = "K18"; NET "sw<1>" LOC = "H18"; NET "sw<0>" LOC = "G18";

8 LEDs, from left to right NET "Id<7>" LOC = "R4"; NET "Id<6>" LOC = "F4"; NET "Id<5>" LOC = "F4"; NET "Id<4>" LOC = "P15"; NET "Id<4>" LOC = "E17"; NET "Id<3>" LOC = "K14"; NET "Id<2>" LOC = "K15"; NET "Id<1>" LOC = "J15"; NET "Id<0>" LOC = "J14";

"Schematic" extra task*

Design using schematic entry and implement the circuit on following circuit




btn0	btn1	led0=(AB)'	led1=A'+B'
0	0		
0	1		
1	0		
1	1		

* only for interested students

"HDL" extra task*

Design using HDL entry and implement the circuit on following circuit



btn0	btn1	led0=(AB)'	led1=A'+B'
0	0		
0	1		
1	0		
1	1		

* only for interested students