

# Digital Design Laboratory

---

Dr. Oniga István  
University of Debrecen, Faculty of Informatics

This work was supported by the construction EFOP-3.4.3-16-2016-00021.  
The project was supported by the European Union, co-financed by the European Social Fund.

# 4. Laboratory assignments

---

- Encoder circuits
- Decoding circuits
- Multiplexers

# Lab4\_1a assignment:

---

## Decimal to BCD encoder structural description


- Create a new HDL project (Lab4\_1a)
- Add a new Verilog source (Lab4\_1a.v)
- Edit the Lab4\_1a.v file according with description on next slide.
- Add a new Verilog text figure file (Lab4\_1a\_tf.v) and add the stimulus as in next next slides
- Simulate the circuit
- Add and adapt the constraints file Nexysx.UCF
  - Inputs: sw[9:0] (I0-I9 on figure)
  - Outputs: ld[3:0] (Y3-Y0 on figure)

# Lab4\_1a assignment:

## Decimal to BCD encoder structural description

I	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Y <sub>0</sub>
I <sub>0</sub>	0	0	0	0
I <sub>1</sub>	0	0	0	1
I <sub>2</sub>	0	0	1	0
I <sub>3</sub>	0	0	1	1
I <sub>4</sub>	0	1	0	0
I <sub>5</sub>	0	1	0	1
I <sub>6</sub>	0	1	1	0
I <sub>7</sub>	0	1	1	1
I <sub>8</sub>	1	0	0	0
I <sub>9</sub>	1	0	0	1

- $Y_0 = I_1 + I_3 + I_5 + I_7 + I_9$
- $Y_1 = I_2 + I_3 + I_6 + I_7$
- $Y_2 = I_4 + I_5 + I_6 + I_7$
- $Y_3 = I_8 + I_9$




```
module BCDmod(  
    input [9:0] sw,  
    output [3:0] Id );  
    assign Id[0]=sw[1] | sw[3] | sw[5] | sw[7] | sw[9];  
    assign Id[1]=sw[2] | sw[3] | sw[6] | sw[7];  
    assign Id[2]=sw[4] | sw[5] | sw[6] | sw[7];  
    assign Id[3]=sw[8] | sw[9];  
  
endmodule
```

# Lab4\_1a simulation

I	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Y <sub>0</sub>
I <sub>0</sub>	0	0	0	0
I <sub>1</sub>	0	0	0	1
I <sub>2</sub>	0	0	1	0
I <sub>3</sub>	0	0	1	1
I <sub>4</sub>	0	1	0	0
I <sub>5</sub>	0	1	0	1
I <sub>6</sub>	0	1	1	0
I <sub>7</sub>	0	1	1	1
I <sub>8</sub>	1	0	0	0
I <sub>9</sub>	1	0	0	1

// Add stimulus here

```
sw[1]=1;
#100; sw[1]=0; sw[2]=1;
#100; sw[2]=0; sw[3]=1;
#100; sw[3]=0; sw[4]=1;
#100; sw[4]=0; sw[5]=1;
#100; sw[5]=0; sw[6]=1;
#100; sw[6]=0; sw[7]=1;
#100; sw[7]=0; sw[8]=1;
#100; sw[8]=0; sw[9]=1;
```



# Lab4\_1b assignment:

---


## 8 to 3 encoder structural description

```
module encode83a (  
  input wire [7:0] x ,  
  output wire [2:0] y ,  
  output wire valid  
);  
  
  assign y[2] = x[7] | x[6] | x[5] | x[4];  
  assign y[1] = x[7] | x[6] | x[3] | x[2];  
  assign y[0] = x[7] | x[5] | x[3] | x[1];  
  assign valid = |x;  
  
endmodule
```

- Add a Verilog test fixture file and simulate the circuit.
- Write the truth table of the circuit.

# Lab4\_1b: 8:3 encoder simulation

Write the text fixture file to generate the inputs needed for X signal (as in following figure) and check the outputs.



# 8:3 encoder implementation

---

Switch to implementation and add the following top module to the project

```
module encode83a_top (  
    input wire [7:0] sw ,  
    output wire [2:0] ld ,  
    output wire dp  
);  
    wire valid;  
    assign dp = ~valid;  
  
    encode83a E1 (.x(sw),  
                .y(ld),  
                .valid(valid)  
);  
  
endmodule
```

Add and modify the ucf file.

Generate the configuration file, download to board and test

# Lab4\_1c assignment

## Priority encoder behavioral description with if

```
// 3-Bit 1-of-9 Priority Encoder
//Verilog 1995

module v_priority_encoder_1 (sw, ld);
  input [7:0] sw;
  output [2:0] ld;
  reg [2:0] ld;

  always @(sw)
  begin
    if (sw[0]) ld = 3'b000;
    else if (sw[1]) ld = 3'b001;
    else if (sw[2]) ld = 3'b010;
    else if (sw[3]) ld = 3'b011;
    else if (sw[4]) ld = 3'b100;
    else if (sw[5]) ld = 3'b101;
    else if (sw[6]) ld = 3'b110;
    else if (sw[7]) ld = 3'b111;
    else ld = 3'bxxx;
  end
endmodule
```

```
// 3-Bit 1-of-9 Priority Encoder
//Verilog 2001

module v_priority_encoder_1 (input [7:0] sw,
                             output reg [2:0] ld);

  always @(sw)
  begin
    if (sw[0]) ld = 3'b000;
    else if (sw[1]) ld = 3'b001;
    else if (sw[2]) ld = 3'b010;
    else if (sw[3]) ld = 3'b011;
    else if (sw[4]) ld = 3'b100;
    else if (sw[5]) ld = 3'b101;
    else if (sw[6]) ld = 3'b110;
    else if (sw[7]) ld = 3'b111;
    else ld = 3'bxxx;
  end
endmodule
```

Add and modify the ucf file.

Generate the configuration file, download to board and test

# Lab4\_2 assignment: Decoders


## Lab4\_2a assignment: Binary decoder from 3 to 8

A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>	Y <sub>4</sub>	Y <sub>5</sub>	Y <sub>6</sub>	Y <sub>7</sub>
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

```
module decod(  
  input A0,  
  input A1,  
  input A2,  
  output [7:0] led  
);
```

```
  assign led[0]=~A0&~A1&~A2;  
  assign led[1]=A0&~A1&~A2;  
  assign led[2]=~A0&A1&~A2;  
  assign led[3]=A0&A1&~A2;  
  assign led[4]=~A0&~A1&A2;  
  assign led[5]=A0&~A1&A2;  
  assign led[6]=~A0&A1&A2;  
  assign led[7]=A0&A1&A2;
```

```
endmodule
```



# Lab4\_2b assignment: Binary decoder from 3 to 8

---

## - Behavioral description -

// 1-of-8 decoder (One-Hot)

```
module v_decoders_1 (input [2:0] sel, output reg [7:0] res);
```

```
always @(sel or res)
```

```
begin
```

```
  case (sel)
```

```
    3'b000 : res = 8'b00000001;
```

```
    3'b001 : res = 8'b00000010;
```

```
    3'b010 : res = 8'b00000100;
```

```
    3'b011 : res = 8'b00001000;
```

```
    3'b100 : res = 8'b00010000;
```

```
    3'b101 : res = 8'b00100000;
```

```
    3'b110 : res = 8'b01000000;
```

```
    default : res = 8'b10000000;
```

```
  endcase
```

```
end
```

```
endmodule
```

// 1-of-8 decoder (One-Cold)

```
module v_decoders_1 (input [2:0] sel, output reg [7:0] res);
```

```
always @(sel)
```

```
begin
```

```
  case (sel)
```

```
    3'b000 : res = 8'b11111110;
```

```
    3'b001 : res = 8'b11111101;
```

```
    3'b010 : res = 8'b11111011;
```

```
    3'b011 : res = 8'b11110111;
```

```
    3'b100 : res = 8'b11101111;
```

```
    3'b101 : res = 8'b11011111;
```

```
    3'b110 : res = 8'b10111111;
```

```
    default : res = 8'b01111111;
```

```
  endcase
```

```
end
```

```
endmodule
```

# Lab4\_3a assignment:

## Multiplexers

- 2:1 multiplexer

```
module mux_21 (input in0, in1, sel, output r);  
  assign r = (sel==1'b1) ? in1 : in0;  
endmodule
```

**Assign**

```
module mux_21 (input in0, in1, sel, output reg r);  
  always @ (*)  
  if (sel==1'b1) r <= in1;  
  else          r <= in0;  
endmodule
```

**If**


```
module mux_21 (input in0, in1, sel, output reg r);  
  always @ (*)  
  case(sel)  
    1'b0:    r <= in0;  
    1'b1:    r <= in1;  
  endcase  
endmodule
```

**Case**

# Lab4\_3b assignment:

## Structural description

- 4:1 multiplexer



$$Y = \sim A1 \& \sim A0 \& D0 \mid \sim A1 \& A0 \& D1 \mid A1 \& \sim A0 \& D2 \mid A1 \& A0 \& D3$$

# Lab4\_3c assignment:

---

## Behavioral description

- 4:1 multiplexer

```
module mux_41 (input in0, in1, in2, in3, input [1:0] sel, output reg
r);
always @ (*)
case(sel)
    2'b00: r <= in0;
    2'b01: r <= in1;
    2'b10: r <= in2;
    2'b11: r <= in3;
endcase

endmodule
```

# Lab4\_3d assignment:

---

## Generic Multiplexer

```
module mux2g
#(parameter N = 4)
(input wire [N-1:0] a,
 input wire [N-1:0] b,
 input wire s,
 output reg [N-1:0] y
);

always @(*)
    if(s == 0)
        y = a;
    else
        y = b;

endmodule
```

```
module mux28(
input wire [7:0] a,
input wire [7:0] b,
input wire s,
output wire [7:0] y
);

mux2g #(
    .N(8))
M8 (.a(a),
    .b(b),
    .s(s),
    .y(y)
);

endmodule
```